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Abstract— This paper proposes a new multiscan-based test in-
put data compression technique by employing a Fan-out Com-
pression Scan Architecture (FCSCAN) for test cost reduction.
The basic idea of FCSCAN is to target the minority speciﬁed 1 or
0 bits (either 1 or 0) in scan slices for compression. Due to the low
speciﬁed bit density in test cube set, FCSCAN can signiﬁcantly
reduce input test data volume and the number of required test
channels so as to reduce test cost. The FCSCAN technique is easy
to be implemented with small hardware overhead and does not
need any special ATPG for test generation. In addition, based on
the theoretical compression efﬁciency analysis, improved proce-
dures are also proposed for the FCSCAN to achieve further com-
pression. Experimental results on both benchmark circuits and
one real industrial design indicate that drastic reduction in test
cost can be indeed achieved.
I. INTRODUCTION
The central issue in manufacturing test has always been how
to apply sufﬁcient test data to a design to ensure that the high-
est quality is reached, while at the same time to minimize test
cost. Nowadays, almost all of the current design-for-test (DFT)
techniques start with a baseline of scan technology. How-
ever, the chip complexity continuous increasing, which results
in excessive test data volume even for single-stuck-at faults
with single-detection [1]. In conventional external testing, this
huge amount of test data must be stored on the external au-
tomatic test equipment (ATE) and be transferred to and from
the circuit-under-test (CUT) through the limited test channels.
This poses a serious problem on manufacturing test because,
as test data volume increases, it takes more tester buffer space
to hold the complete test set, and longer to deliver the test set
through limited test channels, both leading to higher test cost.
Therefore, to reduce tester storage and tester channel band-
width requirements for million-gates designs is recognized as
an extremely important problem and, consequently, is receiv-
ing a lot of attention in the past ﬁve years.
In the literature numerous papers have been published on
test cost reduction using test data compression, which involves
employing on-chip DFT structures to reduce the amount of
data stored on the ATE and thereby shorten the time it takes
to load or observe the scan chains. An important class of test
data compression (TDC) techniques involves using an on-chip
linear decompressor to decompress test vectors. This includes
techniques based on linear feedback shift register (LFSR) re-
seeding [2, 3] and combinational linear expansion circuits [4].
There are also some commercial tools based on LFSR re-
seeding combined with on-chip decompression developed re-
cently including Mentor Graphics’ TestKompress [5], Smart-
BIST from IBM/Cadence [6] and Synopsys’ DBIST [7]. Un-
fortunately, although these techniques can achieve high com-
pression ratios, for an efﬁcient implementation, most of them
need to be combined with fault simulation or interleaved with
automatic test pattern generation (ATPG). Another group of
compression techniques uses lossless source coding for test
data reduction, such as selective Huffman coding [8], run-
length coding [9], and dictionary coding [10]. However, when
applied to multiscan-based designs, the effectiveness of these
methods is limited either by the additional hardware overhead
or or the increased test time.
In addition, there are some methods focused on reducing
external test channels to achieve great compression for designs
with multiple scan chains. A technique using a single input
supporting multiple scan chains was proposed in [11], but its
application is limited to test multiple independent full scan cir-
cuits in parallel. The Illinois scan architecture [12] overcomes
this limitation by using two modes of scan operation, paral-
lel scan and serial scan. CircularScan [13] conﬁgures the scan
chains in a circular form, enabling the generation of the next
pattern from the captured response. CircularScan efﬁciently
overcomes the tester channel bandwidth limitation, however it
introduces a new problem on the test diagnosis process due
to the undeterministic property of the test response. The ap-
proaches proposed in [14] and [15] explored the logic depen-
dencies of the internal scan chains to construct a simple logic
gates based decompression network, so that a great number of
scan chains could be driven by a limited number of external
scan channels and test cost is reduced.
In this paper we propose a new DFT technique – Fan-out
Compression Scan Architecture (FCSCAN), to drastically re-
duce test cost for multiscan-based designs. The basic idea of
the proposed FCSCAN technique is to only encode the minor-
ity speciﬁed 1 or 0 bits (either 1 or 0) (to be referred as coded
bits in this paper) in scan slices for compression. While retain-
ing the original number of scan chains, it drastically reduces
input test data volume as well as the number of required test
channels for precomputed test sets of multiscan-based designs
so as to reduce test cost. To be mentioned that we assume
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Fig. 1. Test cube proﬁle for one industrial circuit - ASIC 1
the test response could be compacted using a Multiple Input
Signature Register (MISR) or some other techniques [16], and
we only consider the input test data reduction in this work.
The proposed FCSCAN technique is very easy to implement
with small hardware overhead and it does not need any spe-
cial ATPG for test generation. In addition, starting with the
analysis on the compression efﬁciency of FCSCAN, improved
procedures by exploring the linear dependencies of the inter-
nal scan chains are also proposed for further compression. Un-
like previous works, the computation complexity is greatly re-
duced with better compression. Experimental results indicate
that drastic reduction in test cost can be indeed achieved using
the proposed FCSCAN technique.
The rest of this paper is organized as follows: Section 2
presents the FCSCAN technique. Section 3 makes an analy-
sis on the compression efﬁciency of the FCSCAN scheme and
then describes the procedures for improvement. Finally exper-
imental results and conclusions are given in Section 4 and 5,
respectively.
II. FCSCAN TECHNIQUE
In practice, in an ATPG-based test set even with the appli-
cation of state-of-the-art dynamic and static test pattern com-
paction techniques, only 1%-10% of the total test data is spec-
iﬁed with logic values for fault detection, and the other larger
part of bits are don’t cares. One example is shown in Figure 1,
where ASIC 1 is a real industrial circuit used in our work. Due
to the large fraction of don’t-cares in test set, most of the test
input data compression techniques as referred above focus on
the don’t-cares and utilize them for test data compression.
In our work, in addition to low speciﬁed bit densities, we
have further studied the care bits information and found some
other useful scan test properties. Speciﬁcally, in each scan
slice, the number of the minority speciﬁed 1 or 0 bits (either
1 or 0) is deﬁnitely to be less than half of the total number
of speciﬁed bits. In this paper we call the speciﬁed bits with
the minority speciﬁed density in the current slice as coded bits
and the coded bit density in the current slice, Pci, is equal to
min(Pi(0), Pi(1)). Figure 1 also illustrates this observation
for ASIC 1, where there are 128 scan chains and the speci-
ﬁed bit density is 12%. It can be seen that the total number of
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Fig. 2. The proposed fan-out compression scan (FCSCAN) architecture
coded bits is much less than that of speciﬁed bits. With this
important observation greater compression can be expected by
loading only the coded bits information other than loading all
the speciﬁed bits. Details will be illustrated as follows.
Figure 2 shows the proposed FCSCAN architecture, which
enables the scan chains to be assigned proper data through one
of the two loading mode: broadcast mode and conﬁguration
mode.
• Broadcast mode – all the internal scan chains are loaded
the same value, which is similar to the parallel scan mode
in Illinois Scan Architecture [12].
• Conﬁguration mode – in this mode according to the val-
ues supplied from the test channels, an individual scan
chain is selected to be inverted on the pre-loaded values
in Broadcast mode.
The proposed FCSCAN architecture mainly consists of a de-
compression control unit (DCU), a ﬂip conﬁguration network
(FCN) and a log2 N -to-N decoder. The DCU is a ﬁnite-state
machine, which is responsible for controlling the decompres-
sion process, generating the mode selection signal ms and con-
trolling the scan clock sck for the CUT. The ﬂip conﬁguration
network is a combinational block composed of one XOR gate
and one MUX for each internal scan chain. The multiplexers
are controlled by the ms signal provided from DCU. When ms
is 0, the FCSCAN is operated in broadcast mode, otherwise it
runs in conﬁguration mode. The ith bit of the log2 N -to-N de-
coder is XORed with the feedback of the ﬁrst scan cell in the
ith scan chain that allows for the pre-existing values to be kept
or inverted in the scan cells of the associated chain.
Based on the FCSCAN architecture, a compressed form of
a scan slice contains the following:
(1) an initial vector: to indicate the initial value for the scan
cells (1 bit) and the number of coded bits in the current slice
(M-1 bits). Since the number of internal scan chains is Nsc and
the number of coded bits in any scan slice would be less than
0.5 ∗ Nsc, when M = log2 Nsc, it can guarantee a regular
test application.
(2) conﬁguration vectors: to indicate the positions of the coded
bits needed by the decompressor to specify an inversion on any
bits in the current slice.
TABLE I
FCSCAN COMPRESSION EXAMPLE
c1 c2 c3 c4 c5 c6 c7 c8 c9 c10
s1: 0 0 0 1 0 0 X X X X
s2: 1 0 X 0 0 1 1 X X X
s3: 1 X 0 1 X X X X X X
s4: 0 0 1 1 1 X 1 X 0 X
s5: X 0 X 1 X X 1 1 X 1
s6: 0 X 0 X X 0 X X 0 X
s7: X 1 1 X X X X X X X
s8: 1 X X 0 X 1 1 X 1 X
(a)
init vector conf. vector ﬁnal vec
s1 0
¯
0 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0
s2 1
¯
0 1 1 0 0 1 0
0 1 0 0
0 1 0 1 1 0 1 0 0 1 1 1 1 1
s3 1
¯
0 0 1 0 0 1 1 1 1 0 1 1 1 1 1 1 1
s4 1
¯
0 1 1 0 0 0 1
0 0 1 0
1 0 0 1 0 0 1 1 1 1 1 1 0 1
s5 1
¯
0 0 1 0 0 1 0 1 0 1 1 1 1 1 1 1 1
s6 0
¯
0 0 0 - - - - 0 0 0 0 0 0 0 0 0 0
s7 1
¯
0 0 0 - - - - 1 1 1 1 1 1 1 1 1 1
s8 1
¯
0 0 1 0 1 0 0 1 1 1 0 1 1 1 1 1 1
(b)
Example I - Table I (a) shows an example of test data for mul-
tiple scan chains. There are 10 scan chains (c1, c2, . . . , c10) and
8 scan slices (s1, s2, . . . , s8). In the proposed method, instead
of using 10 external test channels, only 4 are used. Look at
the second slice (s2), in the ﬁrst stage, we load an initial vector
i2 = 1011 to the decompressor. In this paper we assume the
leftmost bit of the initial vector is the initial value for the cur-
rent slice, and the other three bits are used to indicate the num-
ber of coded bits, which is 011 (i.e. there are three bits to be
ﬂipped). Thus by clocking cck as shown in Figure 2, the scan
cells are ﬁlled with the same logic values as the initial data (i.e.
the current content in the scan cells is v = 1111111111). In
the second stage, we load the conﬁguration vector vc1 = 0010
into the decompressor, and clock cck again. Thus the conf sig-
nal is 0100000000, and an XOR operation is performed on the
conf signal with the previously loaded scan slice v. Then the
second bit position of the v is ﬂipped while at the same time
the counter is decremented. The conﬁguration process is re-
peated until the counter reaches zero. Then in the next cycle,
shift the current slice into the next scan cells by enabling the
clock sck; while at the same time comes the next initial block
i3 = 1001. The compressed test data is shown in Table I (b).
In our work the decompression logic is implemented in VHDL
and synthesized using Synopsys’ design compiler to access the
hardware overhead of the decompressor. The synthesized cir-
cuit (DCU) for the above example only contains two ﬂip ﬂops
and 19 combinational gates, which is very small.
III. OPTIMIZATION FOR FURTHER COMPRESSION
In this section we ﬁrst make an analysis on the compression
efﬁciency of the proposed FCSCAN technique, from which
we derive that the compression efﬁciency is affected by two
parameters, such as the number of test channels and the total
number of coded bits. Consequently, an optimized solution is
proposed to further the compression through reducing the two
parameters.
A. Compression Analysis
In our work, we use the compression ratio γ to analyze the
compression efﬁciency, which is deﬁned as the ratio of the
compressed data volume (|TE |) to the original uncompressed
data size (|TD|) (i.e. γ = |TE |/|TD|), where γ must always be
less than unity for the compression method to be effective.
Equation 1 computes the number of bits in the compressed
test set (|TE |) using the proposed FCSCAN technique.
|TE | =
Nv∑
i=1
Nsl∑
j=1
M ∗ (1 + ni,j) (1)
Where M is the number of external scan channels, Nv is the
total number of test patterns, Nsl represents the maximum scan
length, and ni,j is equal to the number of coded bits in slice
si,j . The compression ratio γ therefore can be calculated as
following.
γ =
Nv∑
i=1
Nsl∑
j=1
M ∗ (1 + ni,j)
Nv ∗Nsl ∗Nsc
=
M
Nsc
+ M ∗ Pc (2)
Where the product of Nv ∗ Nsl ∗ Nsc amounts to the uncom-
pressed test data volume |TD|, while Pc is the coded bit density
that is equal to the total number of coded bits divided by |TD|.
Look at the example shown in Table I again, where Nsc =
10, M = 4 and for the 8 test cubes the number of coded bits is
(1, 3, 1, 3, 1, 0, 0, 1) respectively. Thus the coded bit density is
10/80 = 12%, the total number of test data after compression
is 72 bits and for this example we can achieve 10% savings
in the test data volume. Since this test data example is very
small and the ﬁlling rate (Ps = 48%) is relatively high when
compared with typical industry designs (Ps ≈ 1% − 10%),
greater compression could be expected for the larger circuits.
For example, if we have a CUT with 1000 scan chains and
the average ﬁlling rate is 10%, using the proposed FCSCAN
scheme only 10 external test channels are required for a regular
test application. Furthermore, in the worst case (i.e. Pc ≤
0.5 ∗ Ps = 5%) our method can still achieve 49% reduction
in test input data volume no matter whether the speciﬁed bit
distribution is uniform or non-uniform.
As can be seen from Equation 2, the compression efﬁciency
of FCSCAN depends on two parameters, such as the num-
ber of test channels (M ) and the total number of coded bits
(Nc =
Nv∑
i=1
Nsl∑
j=1
ni,j). If the required test channels M and/or
the total number of coded bits decreases, then the compression
level will increase provided further reduction in test cost. Re-
ducing M can help to reduce the number of bits for both initial
vectors and conﬁguration vectors, while reducing total number
of coded bits could be used to decrease the number of conﬁgu-
ration vectors. An improved solutions based on the FCSCAN
scheme is presented in the following subsections, while keep
both of these parameters intact.
1. For a precomputed test set, descendingly sort the
scan chains according to the number of speciﬁed
bits S = (c′1, c
′
2, . . . , c
′
n) and SC = ∅;
2. Loop until no entry left in S
i) select the ﬁrst entry ck in S;
ii) for each ci in SC
iii) if (d(ck, ki) = 0 or d(ck, ki) = Nsc)
// d: hamming distance
update ki and delete ck from S;
iv) else
copy ck to SC and delete it from S;
3. According to the logic dependencies between scan chain
inputs, build the fan-out network only with inverters.
Fig. 3. Scan chain clustering algorithm
B. Minimizing Required Test Channels
The ﬁrst step is to minimize the required test channels (M ).
This is achieved by exploiting the compatibilities among the
internal scan chains for a given test set to construct a sim-
ple fan-out structure between the decompressor output and the
scan chains.
In the literature, there are a number of published papers
based on constructing such a simple logic fan-out network
structure through compatibility analysis for test cost reduction.
Our method generalizes the design techniques introduced in
[17, 14] by constructing a single-level fan-out structure with
inverters. This structure is chosen because it is very low cost,
but still capable of achieving signiﬁcant compression for the
proposed FCSCAN technique. Figure 4(a) shows an example
of such a network through exploiting the compatibility and in-
verse compatibility of the internal scan chains.
To build such a fan-out structure needs to divide the inter-
nal scan chains into scan clusters, which can be viewed as
a clique-partitioning problem such as illustrated in [15, 14].
However due to the NP− completeness of the clique covering
problem, ﬁnding an optimal solution might require exponential
time. Therefore a simple heuristic summarized in Figure 3 has
been developed.
The proposed scan chain clustering (SCC) algorithm has two
steps. In the ﬁrst step, it descendly sorts the scan input of each
internal scan chain into S according to the corresponding num-
ber of speciﬁed bits. The computation complexity of this step
is O(n2), where n is the number of scan chains. In the second
step, initially the scan cluster set SC is empty, and the ﬁrst scan
chain input c′1 in S is moved from S to SC as the ﬁrst entry
(k1). Then the remaining scan chain inputs (c′i) are analyzed
one by one according to their corresponding hamming distance
with the entries in SC. If the hamming distance between c′i
and kk is 0 or Nsc, i.e. c′i and kk are directly/inversely com-
patible, then remove c′i from SC and properly ﬁll the don’t-
cares in kk; otherwise copy c′i to SC and delete it from S.
This process is repeated until the set S is empty. In addi-
tion, we also set some constraints in our algorithm because our
goal is to divide the Nsc internal scan chains into m scan clus-
ters, where log2 m < log2 Nsc, so as to reduce M. Thus
when the number of entries in SC is larger than 2log2 Nsc,
the process is stopped. To do this is very useful, because it
can not only help to reduce the useless computation but also
preserve the compression space. The computation complexity
c6c1 c4 c8 c5c3c7c2c10c9
k1 k 2 k3 k4
(a)
init vec conf. vec scan in ki ﬁnal vec ci
1 2 3 4 1 2 3 4 5 6 7 8 9 10
s1 0 0 1 0 1 0 0 1 0 0 0 0 0 1 0 0 1 1 0 1
s2 0 0 1 0 0 1 1 0 0 0 1 0 0 0 0 1 1 0 1 0
s3 1 0 1 1 0 0 1 1 1 0 1 1 0 1 0 1 0 1 0 1
s4 0 1 0 0 1 0
1 0 0 0 1 0 1 0 0 1 1 1 0 1 1 0 1
s5 0 0 1 0 1 0 0 1 0 0 0 0 0 1 0 0 1 1 0 1
s6 0 0 1 0 1 0 0 1 0 0 0 0 0 1 0 0 1 1 0 1
s7 1 0 0 - - - 1 1 1 1 1 1 1 1 1 1 0 1 0 1
s8 0 0 1 0 0 1 1 0 0 0 1 0 0 0 0 1 1 0 1 0
(b)
Fig. 4. Compression example using scan chain clustering (a)single-level
fan-out structure with inverters and (b) the compressed data with ﬁnal test set
of this step is O(n log2 n), where n = Nsc, therefore the to-
tal computation complexity of the proposed SCC algorithm is:
O(n2) + O(n log2 n) ≈ O(n
2). While for the previous ap-
proaches based on scan chains clustering such as [14, 15], the
computation complexity is O(n4) and O(n3) respecively.
Example II - We use the same test data as in Table I. Ini-
tially, Nsc is 10, so we set the constraint to the number of scan
clusters, when m > 7 the procedure is terminated. Then the
SCC algorithm is applied, which divides the 10 scan chains
into 4 scan clusters k1 = {c1, c6}, k2 = {c4, c8, c9, c10},
k3 = {c2, c7} and k4 = {c3, c5}, as shown in Figure 4(a).
Three scan inputs can fan out to 10 scan chains, thus M is re-
duced from 4 to 3. Figure 4(b) shows the corresponding com-
pressed data with the ﬁnal fully speciﬁed test vectors. In this
example, the total number of test data after compression is 48
bits, and we can achieve 40% savings in the test data volume.
When compared with that in Example I, 24 bits are reduced. In
addition, the number of coded bit is reduced from 10 to 8. This
is an additional beneﬁt of the scan chain clustering algorithm.
C. Reducing Coded Bits
While dividing scan chains into directly/inversely compati-
ble scan clusters provides a lot of beneﬁts for test cost reduc-
tion, we can achieve additional compression by reducing the
number of coded bits for the FCSCAN scheme. Since the ba-
sic idea of the FCSCAN is to encode the minority speciﬁed
1 or 0 bits (either 1 or 0) in scan slices for compression, we
can alter and reshape the space of the scan inputs (i.e. the out-
put space of the decompressor) by inserting some appropriate
inverters.
Figure 5 shows the procedure how to reshape the scan inputs
to reduce the total number of coded bits. Our heuristic seeks to
1. Counting the number of coded bits for each scan inputs (ki);
2. Loop until for each scan input, the number of coded bits is
less than half of the number of speciﬁed bits (ki < 0.5 ∗ si)
i) select kj with the maximum coded bits;
ii) invert kj ;
iii) add an inverter to the fan-out structure;
iv) re-counting ki for each scan inputs;
3. Optimization for reducing the number of inverters.
Fig. 5. Heuristic for coded bits reduction
k1k2k3k4 k1k2k3k4 k1k
′
2k3k4
0 1 0 0 0 1 0 0 0 0 0 0
1 0 0 0 1 0 0 0 1 1 0 0
1 1 X 0 1 1 1 0 1 0 0 0
0 1 0 1 0 1 0 1 0 0 0 1
X 1 0 X 0 1 0 0 0 0 0 0
0 1 X 0 0 1 0 0 0 0 0 0
X X 1 1 1 1 1 1 1 1 1 1
1 0 0 X 1 0 0 0 1 1 0 1
(a) (b) (c)
c6c1 c4 c8 c5c3c7c2c10c9
k1 k2 k3 k4
(d)
Fig. 6. Example for reducing coded bits
reduce the number of coded bits in the scan clusters extracted
from Section 3.2 by adding appropriate inverters between the
decompressor and the fan-out structure.
Example III - Figure 6 illustrates the example how to reduce
coded bits for the previous test data after scan clustering. Fig-
ure 6 (a) shows the test data after scan chain clustering, in
which there are some don’-cares left. After carefully ﬁlling
the don’t-cares, the number of coded bits is 7 as shown in Fig-
ure 6 (b). Since k2 has 4 coded bits, which is larger than half of
its speciﬁed bits (i.e. 7 bits). Then k2 is inverted, and now the
total number of coded bits for the whole test set is reduced to 5
when carefully ﬁll the left don’t-cares as shown in Figure 6 (c).
When compared with Example II, three coded bits are reduced
with only one additional inverter.
IV. EXPERIMENTAL RESULTS
In this section, we present experimental results for the ﬁve
largest ISCAS’89 benchmark circuits and one real industry de-
sign (ASIC 1) to validate the effectiveness of the proposed FC-
SCAN technique. For each circuit, a commercial ATPG tool
is used to generate test cubes with dynamic and static com-
paction providing 100% coverage of detectable faults. In our
work, We ﬁrst apply the scan clustering technique to minimize
the number of required channels based on the test cube set,
and then use the method proposed in Section 3.3 to reduce the
number of coded bits and construct the fan-out structure using
inverters. Finally the basic FCSCAN technique is applied.
Table II presents the results on the compression efﬁciency
of the proposed FCSCAN technique for the six circuits with
varying number of scan chains. In the table, the name of cir-
cuits, the internal scan cells, and the number of test vectors are
shown in the ﬁrst three columns, respectively. Because we fo-
cus on test cost reduction for large designs with multiple scan
chains, thus we set the number of scan chains to be 50, 100 and
200 as representatives for the benchmark circuits and 100,200
and 400 for ASIC 1. The size of uncompressed test data (|TD|)
is shown followed by the average speciﬁed bit density (Ps)
and the varying number of scan chains (Nsc). The compressed
results for the basic FCSCAN scheme and the improved tech-
nique proposed in Section 3 are also listed, where |TE | and
M are the compressed data size and the number of external
test channels, respectively. In the improved scheme column,
cluster indicates the number of scan clusters after applying the
heuristic of Figure 3, and the number of added inverters is also
summarized.
Because we assume that the scan chains already exist in
the CUT and scan chain reordering is prohibited, the data
shown for FCSCAN do not use the scan chain reordering meth-
ods. From the table, we can observe that as the number of
scan chains increases, FCSCAN leads to greatly reduced input
test data volume with small hardware overhead. It is notable
that for the four largest benchmark circuits (s15850, s35932,
s38417 and s38584), the volume of compressed test data is
less than the number of speciﬁed bits in the original test set.
Table 3 shows a comparison of the results for the proposed
method with CircularScan [13], 9C coding [19], Dictionary
Coding with Correction (DCC) [20] and Frugal Linear net-
work (FLN) [14], which are the representatives of the recently
introduced test data compression schemes. The result of the
Mintest ATPG-compacted test sets [18] is also listed for the
sake of comparison. The result listed for the proposed method
is the minimum size shown in boldface in Table II. Since differ-
ent ATPG tools may be used, Table 3 shows both the number
of vectors and the total number of compressed bits for each
case. As can be seen from the table, the results obtained using
the proposed FCSCAN scheme are better than those of Circu-
larScan [13] and DCC [20] for all the circuits. When com-
pared with 9C coding [19] and FLN [19], our method achieves
higher compression for all but one of the circuits (s35932). We
should note that when compared with industrial designs, the
used benchmark circuits are very smaller in size and the spec-
iﬁed bit density is relatively higher, which will limit the com-
pression efﬁciency of the proposed FCSCAN technique.
Finally, it must be mentioned that although the proposed FC-
SCAN is very easy to implement, it really leads to drastic re-
duction in test cost, reducing both test data volume and the
test channel requirement, which is especially effective for the
designs with a great number of scan chains.
V. CONCLUSIONS
We have presented a FCSCAN technique that can reduce
both input test data volume and external test channel require-
ment with small hardware overhead for large designs. Im-
proved procedures have also been proposed to help the FC-
SCAN to further the compression. Experimental results for the
TABLE II
COMPRESSION RESULTS OF FCSCAN
No. of No. of Size of Ps FCSCAN Improved FCSCAN
Circuits FFs vectors original bits (%) Nsc M TE cluster M TE Pc No. of inverters
s13207 700 251 175,700 4.36% 50 6 30,564 50 6 29,520 0.8% 14
100 7 25,830 61 6 18,132 0.72% 21
200 8 26,304 30 5 10,290 0.6% 46
s15850 611 148 90.428 12.40% 50 6 24,024 49 6 20,766 1.7% 11
100 7 26,873 28 5 12,415 1.6% 39
200 8 30,056 14 4 7,072 1.3% 48
s35932 1763 35 61,635 14.10% 50 6 22,722 50 6 17,916 2.8% 10
100 7 23,828 58 6 13,794 2.7% 20
200 8 27,176 27 5 8,045 2.1% 35
s38417 1664 183 304,512 13.40% 50 6 88,488 31 5 58,515 1.8% 20
100 7 92,120 60 6 53,382 1.9% 22
200 8 10,5752 22 5 29,550 1.4% 29
s38584 1464 288 421,632 6.01% 50 6 84,726 29 5 53,740 0.5% 17
100 7 80,416 22 5 32,190 0.5% 24
200 8 85,896 13 4 21,020 0.7% 47
ASIC 1 8017 246 1,972,182 12% 100 7 733,110 60 6 510,048 3.3% 21
200 8 806,448 59 6 391,842 2.8% 35
400 9 951,723 27 5 292,075 2.7% 58
TABLE III
COMPARISON WITH PREVIOUS WORKS
Mintest [18] Circular Scan [13] 9C [19] DCC [20] FLN [14] Proposed
Circuits vectors TE vectors TE vectors TE vectors TE vectors TE vectors TE
s13207 233 163,100 299 62,415 236 28,893 236 31,772 317 13,948 251 10,290
s15850 94 57,434 186 62,408 126 25,143 126 27,721 309 13,596 148 7,072
s35932 11 19,393 34 46,593 16 3,029 N/A N/A 38 836 35 8,045
s38417 68 113,152 270 250,016 99 59,024 99 84,896 678 63,732 183 29,550
s38584 110 161,040 251 162,909 136 74,863 136 65,396 477 25,758 288 21,020
larger benchmark circuits and a real industrial ASIC demon-
strate that FCSCAN provides signiﬁcant improvement over
other recent works. One notable result is that the test data vol-
ume could be reduced to less than or close to the number of
speciﬁed bits in the original test set.
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